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Optimum Scheduling and Memory Management in
Input Queued Switches With Finite Buffer Space
Saswati Sarkar, Member, IEEE
Abstract—The goal of this paper is to design optimal scheduling
and memory management so as to minimize packet loss in input
queued switches with finite input buffers. The contribution is to
obtain closed-form optimal strategies that minimize packet loss in
2 2 switches with equal arrival rates for all streams. For arbi-
trary arrival rates, the contribution is to identify certain character-
istics of the optimal strategy, and use these characteristics to design
a near-optimal heuristic. A lower bound for the cost associated with
packet loss for switches is obtained. This lower bound is
used to design a heuristic which attains near-minimum packet loss
in switches with arbitrary . These policies reduce packet
loss by about 25% as compared to the optimal strategy for the in-
finite buffer case. The framework and the policies proposed here
apply to buffer-constrained wireless networks as well.
Index Terms—Finite buffer, input queued switch, Markov deci-
sion process (MDP), memory management, scheduling.
I. INTRODUCTION
WE consider resource allocation in input queued switcheswith finite memory in the input adapters. The perfor-
mance objective is to minimize packet loss due to memory over-
flow. To the best of our knowledge, this problem has not been
addressed in input queued switches with memory constraints,
even though its counterpart with the infinite buffer assumption
has been the subject of extensive research. The finite memory
constraint introduces significant additional complications, and
as we discuss later, the optimum strategies are significantly dif-
ferent from the infinite buffer case. For example, if the buffers
are assumed to be infinite then the challenge is to decide the
packet scheduling so as to attain the desired performance objec-
tive. However, in the finite buffer case, additionally one needs
to decide whether or not to accept an arriving packet and which
packet to drop in case of a memory overflow. This decision has
a significant impact on the packet loss rate. Besides, the packet
scheduling must adapt to the memory constraints.
We first briefly review the existing literature in optimum
scheduling in input queued switches. Karol et al. [1] showed
that due to head of line blocking the throughput under
first-in-first-out (FIFO1) scheduling is limited to 58.5% of the
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1FIFO scheduling always serves the first packet in each input queue.
switching capacity. Mckeown et al. [2] presented the max-
imum weighted matching2 based scheduling which attains the
maximum possible throughput. We will refer to this policy as
MM. Tassiulas et al. [3] presented a maximum difference in
backlog-based scheduling which attains the maximum possible
throughput in any network of constrained queues. The con-
straints there apply to input queued switches as well. However,
all these generic results apply to the case where the queues have
infinite buffer space, and consequently they have not addressed
memory management at all. Next, we discuss how the resource
management problem differs in input queued switches when
input buffers are assumed to have finite memory.
When the input buffers have finite memory, the resource
management problem has two components: a) packet sched-
uling and b) memory management. The first decides which
packets can be scheduled without violating the switching con-
straints imposed by the input queued switch. Input queueing
introduces several scheduling interdependencies, and allows
only certain scheduling patterns. The scheduling should be
such that an input or output port is used for the transfer of only
one packet at a time. Different packets can be simultaneously
transferred to the outputs as long as these do not share the
same input or output port. Memory management determines
the packet acceptance policy, namely, which incoming packet
will be accepted, and which packet should be dropped in case
of memory overflow (the choice is between incoming packets
and existing packets). These decisions will depend on buffer
occupancy and possibly arrival and service statistics. More
importantly, the packet scheduling and memory management
decisions must be taken in conjunction, and will depend on each
other. For example, only one packet can be transferred to the
output if all outstanding packets are waiting at the same input
or are destined to the same output. Many more packets can
however be transferred if the outstanding packets do not have
common inputs and outputs. Refer to Fig. 1 for an illustration.
Memory management can be utilized efficiently to ensure that
fewer outstanding packets share input and output ports. To the
best of our knowledge, neither problem has been addressed
in the presence of memory constraints. Interestingly, we ob-
served that the MM scheduling strategy [2] which maximizes
throughput in input queued switches with infinite buffers is
2In graph theory, a matching is a collection of edges that do not share a node.
In the switching context, a matching is a collection of input–output pairs i, j that
do not have a common input or output. The weight of each input–output pair i,
j is the number of packets that are waiting at i to be served to j. The weight of
a matching is the sum of the weights of the input–output pairs in the matching.
A maximum weighted matching schedules the matching of maximum weight.
0018-9448/04$20.00 © 2004 IEEE
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Fig. 1. The figure shows a 2  2 switch with three different buffer
occupancies. The buffer occupancies are (a) ~x = (2; 2; 2; 2), (b) ~x =
(0; 4; 0; 4), and (c) ~x = (4;0; 0; 4). Only one packet can be transferred to the
output at a time in (b), while two packets can be transferred simultaneously in
the other two cases.
strictly suboptimal in terms of throughput in the presence of
memory constraints.
Memory management has been addressed for other types
of switch architectures, e.g., shared memory switches [4]–[7].
However, scheduling is not an issue in these switches. This is
because multiple packets can be simultaneously transferred to
an output from different inputs. The outputs can simultaneously
serve packets independent of each other. Memory is the only
shared resource in these switches. Thus, the problem of de-
ciding a jointly optimal scheduling and memory management
strategy does not arise, and the memory management strategies
need not be designed to cater to scheduling dependencies in
these switches.
Similar scheduling and memory management problems arise
in optical switches [8], and these are seriously constrained in
memory. Also, mathematically, the scheduling and memory
management problems in input queued switches are equivalent
to those in finite memory nodes in wireless ad hoc networks [9].
Thus, scheduling policies which attain maximum throughput
in wireless networks maximize the throughput in networks
of input queued switches [2], [3]. The significance of this
observation is that mathematically the problem we address in
this paper forms the core of several applications of practical
utility, and the solution of this problem is expected to apply to
all these problems.
Our objective is to provide a theoretical basis for the problem
of jointly optimum scheduling and memory management. Our
investigation yields several apparently counter-intuitive results
which we describe later. In Section II, we mathematically
model the problem and show its close connection with the
bandwidth and memory management problems in wireless ad
hoc networks. In Section III, we present a Markov decision
process (MDP) [10], [11] based framework for computing
the optimum strategy. MDP based computations are time and
memory intensive, and become intractable even for switches
with moderate buffer sizes. However, using this framework,
Fig. 2. The figure shows a switch with three inputs and three outputs. Here,
each input has only one packet waiting for transfer to the output, x = x =
x = 1, x = 0, if i 6= j. The input–output pairs 1   1; 2   2; 3   3
constitute a matching. Similarly, 1 2;2 1;3 3 is another example matching.
Either matching can be scheduled, but the first transfers three packets while the
second transfers only one packet as the 1   2 and 2   1 queues are empty
(x = x = 0).
in Section IV-A, we present a closed-form computationally
simple optimal scheduling and memory management strategy
for input queued switches with two inputs and two outputs
under the assumption of equal arrival rates for all input–output
streams. The optimal scheduling transfers as many packets as
possible at all times. The optimal memory management uses
a packet acceptance policy that balances the number of out-
standing packets for the different outputs. This in turn allows
the scheduling to transfer several packets to the output and
reduces the buffer occupancy and, therefore, the packet loss in
the switch. In Section IV-B, we obtain several features of the
optimal strategy in switches for arbitrary arrival rates,
and using these properties we design a heuristic strategy which
we refer to as “symmetric optimal policy” or SOP. Numerical
computation shows that SOP performs close to the optimal. The
numerical results will also demonstrate that the MM scheduling
which is known to be optimal in absence of memory constraint
[2] has 25% more packet loss than SOP in many cases. In
Section V, we present a lower bound for the MDP cost function
for the general case of switches with inputs and outputs,
and suggest a heuristic strategy which minimizes this lower
bound. This policy balances congestions (traffic load) at the
terminals and is therefore referred to as BCT. We present nu-
merical performance evaluation to demonstrate that the packet
loss experienced by BCT is close to the minimum possible
value. In addition, BCT performs substantially better than MM,
and in many cases reduces the packet loss by 40% or more as
compared to MM. In Section VI, we discuss implementation
challenges and future research directions in context of specific
applications such as input queued switches, wireless networks,
and optical switches. The proofs of the technical results can be
found in appendices.
II. NETWORK MODEL
We consider an input queued switch with inputs and
outputs (Figs. 1 and 2). The size of the input buffers are
. Incoming packets have predetermined outputs
and the arrival processes are independent Poisson. The arrival
rate of packets at input for output is , ,
. Packets are stored in the respective input buffers
until they are transferred to the intended outputs. Queue length
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of packets waiting at input for output at time is .
Clearly, . Packets have exponential duration
with the service rate for the packets at the th input and th
output being . For simplicity, we will assume equal buffer
sizes and equal service rates, i.e., for all and
for all , . We will also assume that all packets which start
service at the same time end service at the same time as well.
Thus, duration of a specific schedule is exponential with rate
. Arrivals pre-empt the service, i.e., the switch chooses a new
matching after an arrival. We relax many of these assumptions
in simulation, e.g., we consider the effect of unequal packet
sizes and heavy tailed arrival processes on the design (see
Fig. 10).
Now, is the expected number of packets arriving at the th
input for the th output per unit time, and is the expected time
units required to serve a packet. Now, , and can be
scaled as desired by appropriately selecting the time unit. We
select the time unit such that
this again simplifies the analysis. Note that Cidon et al. have
also selected the time unit similarly ([5, Sec. III, p. 1231]).
An input–output pair can be involved in transfer of only one
packet at a time, i.e., while input is transferring a packet to
output , input cannot transfer any other packet and output
cannot receive any other packet. The scheduling problem is
to decide which packets are transferred from the input to the
output at any time . Clearly, the transfers must constitute a
matching3 at any time . There can be several possible matchings
and the scheduling problem at any time is to choose the appro-
priate matching. Refer to Fig. 2 for examples of valid sched-
uling. Every time a packet transfer is completed from input to
output the queue length decreases by one.
The memory management problem is to decide how the input
buffers should be shared by packets intended for different out-
puts. When a new packet arrives at an input, one of the following
actions can be taken: a) the packet is accepted, b) the packet is
rejected, and c) the packet is accepted while some other packet
waiting at the input is dropped. The last action is commonly
referred to as “push-out” [4], [5], [7]. If a packet arrives when
the input queue is full, then one of the last two actions must be
taken. The memory management problem is to choose the ap-
propriate course of action when a new packet arrives. Every time
a new packet is accepted in input for output , the queue length
increases by one. If a packet waiting at input intended for
output is dropped, decreases by one.
The objective is to choose the scheduling and the memory
management scheme so as to minimize the average packet loss.
A packet loss happens every time an incoming packet is rejected
or an existing packet is dropped. Throughput of the switch is
the average number of packets transferred from the inputs to the
outputs. Throughput maximization and loss minimization are
equivalent objectives, as the sum of throughput and loss rates
3Recall that a matching is a collection of input–output pairs i, j that do not
have a common input or output.
is equal to the sum of the arrival rates. Thus, a strategy that
minimizes loss maximizes throughput and vice versa.
Now we argue how the finite memory assumption compli-
cates the problem. First, the issue of memory management arises
only because of the finite buffer assumption. Packet loss never
happens and thus packets can always be accepted for infinite
buffers. However, in the presence of finite buffers, which is the
case in practice, packet loss happens whenever an incoming
packet finds the buffer full, and thus packet acceptance and
scheduling decisions need to be sophisticated so as to mini-
mize this loss. Secondly, a scheduling which maximizes the
throughput under the infinite buffer assumption will not max-
imize the throughput (and hence minimize the loss) in the fi-
nite buffer case in general. This can be explained as follows. A
policy is said to maximize the throughput in the infinite buffer
case if it “stabilizes” the system under the maximum possible
load, i.e., the policy must “stabilize” the system for all arrival
rates such that
and
[2], [9]. A system is said to be stable as long as the queues be-
come empty infinitely often. Note that for
stability it is not important how soon the queues empty, but it
is sufficient that the system reaches the all-zero state infinitely
often. However, in the finite buffer case, the average time taken
to empty the queues affects the performance of the system. Con-
sider a simple example to illustrate this fact. Consider a switch
with two inputs and two outputs , ,
, . Consider two different policies.
The first is work conserving and serves the packets in FIFO
order at the output terminals. The second serves the packets
in FIFO order but takes a vacation after serving every packet.
The duration of the vacation is an exponential random variable
with average 2.5 units. Both these policies stabilize4 the system
and attain the same throughput under infinite buffer assumption
(throughput is for both policies). However, the average du-
ration of the busy period for the second is at least twice that
for the first, and the packet loss is higher in the second for any
finite buffer length. The bottom line is that the infinite buffer
assumption offers the system significant latitude, while in the
presence of memory constraints the scheduling strategies need
to use resources more carefully. Thus, not all policies which op-
timize the performance under infinite buffer assumption will do
so in the finite buffer case. In fact, as discussed before, we will
demonstrate that the MM scheduling which maximizes system
throughput under infinite buffer assumption [2] does not maxi-
mize throughput in the finite buffer case.
Finally, we point out the similarities between resource allo-
cations in input queued switches and wireless ad hoc networks.
Incidentally, future ad hoc networks are expected to consist of
small, light-weight terminals which must perform the functions
of end nodes as well as intermediate routers. Thus, these nodes
will be constrained in both memory and bandwidth, and hence,
4The 1  1 and 2  2 streams are served independent of each other in both
cases. The service rates are greater than the arrival rates in both cases (the service
rate is 1=(2:52) in the second case), and thus the system is stable in both cases.
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efficient usage of both resources via scheduling and memory
management is necessary for attaining the performance objec-
tives. Consider an ad hoc network with nodes . Node
has buffer . Every node has a locally unique frequency,5 but
only one radio. Since a node has a single radio, it can be involved
in at most one transmission at a time in the role of either a trans-
mitter or a receiver. But, several transmissions can proceed si-
multaneously as long as every node is involved in at most one
transmission. Like in input queued switches, at any time the suc-
cessful transmissions must constitute a matching, and the sched-
uling problem is to decide the appropriate matching.6 Again, like
in input queued switches, the memory management problem is
to decide whether to accept an incoming packet at a node and
also whether an existing packet should be pushed out by a new
packet. We conclude that the scheduling and the memory man-
agement problems are similar in both cases. This further moti-
vates the investigation of the scheduling and the memory man-
agement problem in either case, as the solution for one may be
used in the other case as well. Wireless ad hoc networks will
need a distributed scheduling and memory management policy.
We focus on developing the optimal centralized policy; this is
the first step toward developing an optimal distributed solution.
The optimal scheduling and memory management policy is
the one that minimizes the average packet loss. We present a
generic MDP [10], [11] based technique for computing the op-
timal loss rates and the optimal scheduling and memory man-
agement decisions in Section III. However, the computations
become intensive with an increase in or . This happens be-
cause the computation needs several iterations and each iteration
has a complexity .7 For example, for a switch with
, each iteration involves computations with vari-
ables. Thus, the generic computation technique does not scale
with the buffer size. However, we will use the general results ob-
tained from this MDP framework to compute closed-form op-
timal strategies for the simple case of switches where
all arrival streams have equal arrival rates ( for all ,
). Subsequently, we will use the insight obtained from the op-
timal strategy for this specific case and certain properties de-
duced from the MDP framework to design near-optimal heuris-
tics for the more general cases of switches with arbitrary
arrival rates and switches with .
III. A GENERIC FRAMEWORK FOR COMPUTING
THE OPTIMAL STRATEGY
We present an MDP based framework for computing the op-
timal strategy. Refer to [10], [11] for details on MDP. At any
time , the system is characterized by the system state vector
consisting of the queue lengths of the packets waiting at dif-
ferent inputs for transfer to outputs. Any state must satisfy
5Several present-day networks have locally unique frequencies, e.g., Blue-
tooth networks.
6In wireless ad hoc network a node may only be able to transmit packets to a
subset of other nodes as the rest may be out of its transmission range. Similarly,
in input queued switches, an input node may not transmit packets to all output
nodes, e.g.,  may equal zero for certain pairs i, j.
7A computation is said to have 
(n) complexity for input size n if it requires
at least cn steps for some constant c and all large n.
the following restrictions: are nonnegative integers, and
since the buffer for input can store a maximum
of packets. Thus, the system has a finite number of states.
There is a transition to a new state whenever a packet transmis-
sion ends or a new packet arrives. The next state is determined
by the system policy and the event (arrival or departure) which
triggers the transition.
A packet is lost whenever the arriving packets find the input
buffer full (a packet may be lost even otherwise depending on
the packet drop strategy). Since the objective is to minimize the
packet loss, the system should avoid reaching the loss occurring
states as much as possible. This can be attained by regulating the
state transitions via the scheduling and memory management
strategy. A strategy or a “policy” is a rule which associates cer-
tain scheduling and memory management decisions with each
state. The scheduling decision specifies which queues are sched-
uled for packet transfer at different states. We assume that at
least one packet is served as long as the system is nonempty,
i.e., the total number of packets is nonzero (“nonidling system”).
The memory management decision specifies which incoming
packets are accepted/rejected/pushed-out at different states. A
policy is said to be Markovian if the decisions depend only on
the current state and not on the previous states. A policy is said
to be stationary if the decisions depend only on the system state
and not on the time, i.e., the decisions are the same as long as
the system states are the same irrespective of the decision times.
A policy is said to be deterministic if the decisions are deter-
ministic functions of the current state. In general, the decisions
can be nonstationary, random, and can depend on history. How-
ever, stationary, deterministic Markovian policies are easy to
implement, and fortunately there exists a stationary, determin-
istic Markovian policy that minimizes the packet loss [10]. We
thus restrict ourselves to only these policies. Under such poli-
cies, the system evolves in accordance with a Markov process
when the arrival is Poisson and the service exponential. The
scheduling and memory management rule for a stationary, deter-
ministic Markovian policy is a function of the system state and
is denoted . Different policies assign different decisions to
the states, and these different decisions lead to different state
transitions and hence different packet loss rates. Since ,
and the system has a finite number of states, it follows from the
nonidling assumption that the all-zero state
is accessible from any other state irrespective of the policy.
We now formally describe the state transitions under a given
policy . Let be the set of possible next states when the
current state is and the next event is completion of packet
transmission. Let be the collection
of all schedulings, where an element is described as follows:
where if the queue
is scheduled under and otherwise. Each of the
elements represents a matching and is actually a collec-
tion of all possible matchings. Now,
A policy chooses the appropriate matching and this decides
the next state in this set. We denote as the next state when
the current state is , the next event is completion of packet
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transmission, and the policy is . The state transition occurs at
the rate .
Let be the set of possible next states when the cur-
rent state is and the next event is arrival of a packet at the
th input for the th output. The state transition happens at the
rate . The new packet can be accepted, rejected, or accepted
while dropping some other packet at the same input. Thus,
if a) , or b) , , if
, or c) , for some
such that , , .
If the input buffer is full (i.e., ), case b) is
ruled out as a new packet can be accepted only by pushing out
an old packet from input . A policy chooses the appropriate
packet acceptance/rejection/push-out decision and thereby de-
cides the next state in this set. We denote as the next
state when the current state is , the next event is arrival of a
packet at the th input for the th output, and the policy is .
Here, we assume that a packet can be pushed out only from an
input that has a new arrival. However, more generally, packets
can be pushed out from other inputs as well, and more than one
packet can be pushed out. We show later that the performance
objective of minimizing packet loss rules out these unnecessary
packet rejections. Thus, we do not consider these options now.
Now we discuss how to compute the average packet loss of
any policy. The packet loss in any state for a given arrival is the
total number of packets dropped including the incoming packet.
This quantity is one more than the difference between the total
number of packets waiting in the switch before and after the
packet arrives. The packet loss experienced when the current
state is , and the next state is is denoted by the function
, where
(1)
The packet loss depends on the policy and the arrivals since
these together determine the next state. When the th input has
an arrival for output and the policy is , the loss function
is given by , and will be denoted as
. Since we assume that not more than one packet
is dropped including the incoming packet, the packet loss
is upper-bounded by for any policy , , , and
state . The average packet loss under policy when the system
is in state is , where
(2)
Since , this quantity is upper-bounded by
for all . We introduce notions of discount
and “discounted loss rate” functions associated with
every state under a policy . Let be the consecutive
states of the system.
We explain these notions intuitively here. The “discounted loss
rate” function is a measure of the average loss expe-
rienced by the system if it starts from state and follows the
policy . It is a weighted sum of the average loss in the current
and future states, where the average loss experienced in the th
future state is weighed by , the th power of the discount .
Intuitively, this measure of loss associates progressively lower
importance with future packet loss.
Since the system has a finite number of states and the loss
rates are upper-bounded, the packet loss probability of
policy is , where is the all-zero state
[11]. Thus, the significance of the discounted loss rate is that
its limiting case gives the loss probability. The discounted costs
for all states form the unique solution of the following
system of linear equations with variables [10]:
(3)
The intuition behind this relation is that under policy the dis-
counted loss rate associated with the current state is the sum
of the average loss rate in state , , and the average dis-
counted loss rates of the next states. Thus, the discounted loss
rate experienced by the system depends on the arrival and the
service rates as also on the policy which determines the next
state.
The optimal policy is the one that minimizes the packet loss
probability. Let be the set of all policies. Consider a policy
that minimizes the discounted loss rate for all
states in the set . Let the minimum value of the discounted
loss rate of state be denoted as . Then
is the unique solution of the following equations [10]:
(4)
where is a linear operator on any function defined as
follows:
(5)
Thus,
(6)
Intuitively, these equations follow from the observation that at
every step the policy that minimizes the discounted loss rate
chooses the next state which has the minimum discounted loss
rate.
Since the system has a finite number of states, and the average
loss associated with each state is upper- and lower-bounded for
each policy and the all-zero state
is accessible from any other state regardless of which sta-
tionary policy is used, the following results hold ([11, Ch. V]).
The minimum packet loss probability is given by
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, where is the all-zero state. Using (2), (5) can be
simplified as follows:
(7)
Also,
(8)
and
(9)
Equations (8) and (9) specify the scheduling and packet accep-
tance decisions for a particular . The strategy that minimizes
the average packet loss is a limiting case of (8) and (9)
([11, Ch. V]). The optimal policy is given by
(10)
(11)
for a certain infinite sequence such that for all
and .
Now we present value iteration based standard techniques for
computing the solutions to the linear equation (4) [10] which
will yield the optimal discounted loss rates associated with the
states and thereafter the optimal strategy via (8) to (11). The
sequence of iterations
(12)
converges to the discounted loss rates for all states
irrespective of the initial choice of the function. Thus,
for all [10].
The optimal loss rates and the optimal scheduling and
memory management decisions can be computed using these
iterations. However, the iterations become computationally
intensive with an increase in the length of the input buffers and
the number of terminals . An switch with buffer sizes
has states. Thus, each iteration (12) has a com-
plexity . In addition, a large number of iterations may
be necessary for convergence. Summarizing, this computation
technique does not scale with buffer size and . However, we
use these iterations to deduce several properties of the optimal
strategy in Appendices C and D.
IV. OPTIMAL STRATEGY FOR SWITCHES
In this section, we will consider the scheduling and memory
management strategies for input queued switches with two in-
puts and two outputs . We will first present the intuition
behind the optimal resource allocation problem in this case. In
Section IV-A, we will present the closed-form optimal strategy
for symmetric traffic. In Section IV-B, we will obtain certain
key properties of the optimal strategy for asymmetric traffic, and
then we will design a heuristic using these properties. In Sec-
tion IV-C, using numerical computations, we will demonstrate
that this heuristic attains near-optimal packet loss.
We first describe the optimal resource allocation problem in
this case. Refer to Fig. 1 for an illustration. There are four dif-
ferent queues of packets, , , , and . The queue
stores packets at input waiting for output . The first two
queues share the memory in input buffer 1 and the last two
queues share the memory in input buffer 2. The arrival process
is Poisson for each of these queues with rates , , , and
, respectively and the service process is exponential at rate
. Each buffer can store a maximum of packets.
The pairs and can transmit packets si-
multaneously as the queues in these pairs do not share an input
or output port. The switch can also schedule a single queue at a
time. No other combination is allowed. Packet loss can be min-
imized if the buffer occupancy is reduced. Intuitively, this hap-
pens if a pair of queues is scheduled together rather than one at
a time, because the former removes two packets from the buffer
while the latter removes only one packet from the buffer. How-
ever, if the buffer occupancy is such that one queue is empty
in each pair then the switch will be forced to schedule single-
tons. For example, if , then the switch can
schedule either or (Fig. 1(b)). For further illustration,
consider the buffer occupancies in Fig. 1(a)
and Fig. 1(b) . Both configurations have the
same queue lengths at the two inputs (four packets) and also the
total number of packets waiting for transmission is the same for
both (eight packets). The switch can transmit only one packet
in Fig. 1(b) (from or ) as all packets are intended for the
same output (output 2). However, the switch can transmit two
packets in Fig. 1(a) (can schedule either the pair , or the
pair , as all the queues are nonempty).
Thus, a larger number of packets can be transmitted and
hence packet loss can be reduced when the load is bal-
anced across the queues. However, load should be balanced
across “appropriate” queues. For example, consider the buffer
occupancies in Fig. 1(b) and Fig. 1(c)
. Only two queues have packets in both cases
and the queue lengths at the two inputs (four packets) and
the total number of packets waiting for transmission (eight
packets) are the same in both. However, the switch can transfer
only one packet in Fig. 1(b) as discussed before, whereas two
packets can be transferred in Fig. 1(c) (from queues and
) since there are packets waiting at different inputs intended
for different outputs. The configuration in Fig. 1(c) allows a
transfer of a larger number of packets because it balances the
load between appropriate queues. This can be quantified by
considering the difference between the queue lengths of the
queues which can be scheduled together, i.e., and
. These differences are , for Fig. 1(a) and (c), and
for Fig. 1(b). In general, a larger number of packets can be
transferred if these differences are smaller.
Appropriate push-out policy can be used to reduce these dif-
ferences. When a new packet arrives and the input buffer is
full, then the packet can be rejected or accepted by pushing
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out an existing packet. The appropriate decision can be taken
with the goal of reducing this difference. Assume that in
Fig. 1. Let a packet arrive at input 1 for output 1. In Fig. 1(b),
the differences between the queue lengths of the queues in the
pairs remain , if the new packet is rejected, while the differ-
ences become , if the new packet is accepted while pushing
out an existing packet waiting at input 1 for output 2 (in the
queue). After this replacement, both queues and
can be scheduled transferring two packets simultaneously. In
Fig. 1(a), the new packet should be rejected as its acceptance
using push-out will adversely affect the balance and increase the
differences (packet rejection leaves the differences at , and
push-out increases the differences to , ). Summarizing, a pair
of queues should be scheduled whenever possible, and packet
acceptance/rejection/push-out should be used judiciously to bal-
ance the load across the appropriate queues which facilitates a
simultaneous transfer of two packets whenever possible. These
observations are the key behind designing optimal strategies for
symmetric traffic and near-optimal heuristics for asymmetric
traffic.
A. Optimal Strategy for Symmetric Traffic
In this subsection, we will consider the symmetric traffic case.
We assume that all arrival rates are equal, i.e., , for
all , . We present the scheduling and memory management
strategies which minimize the average packet loss in this case.
We will refer to the optimal policy as “symmetric optimal policy
(SOP).”
SOP Scheduling: The scheduling strategy needs to decide
which queues to serve whenever the current packets finish
transmission. The optimal scheduling is to serve the queues
of either pair whenever possible. Let the current state be
(let ). If all the queues are nonempty ( for
all , ), schedule either the pair ,
or the pair . The choice between
the pairs can be arbitrary and does not affect packet loss.
Now consider the case when some queues are empty. If
, schedule the
pair. If , schedule the
pair. If ,
only one queue can be scheduled, and the longest queue is
selected. The choice is arbitrary if the nonempty queues have
equal lengths. If all the queues are empty , no queue is
scheduled for service.
SOP Memory Management: The memory management
strategy decides whether to accept an incoming packet, and if
the decision is to accept the packet then whether to push out an
existing packet. The optimal decision is to accept an incoming
packet without any push-out as long as the input buffer has
space. If the input buffer is full when a new packet arrives,
then the packet is either rejected or accepted while dropping
an existing packet from a different queue in the same input
buffer. The choice between the two is made with the objective
of reducing the difference between the queue lengths of the
queues which can be scheduled together. We introduce some
notations for describing this part of the memory management
more formally: , . Let
a packet arrive at input buffer 1 for output 1 (in queue )
and let input buffer 1 be full . Then the new
packet is rejected if , accepted and a packet
of queue is dropped otherwise. Let ,
and a new packet arrives at queue . Then the new packet
is rejected if , accepted and a packet of
queue is dropped otherwise. Let , and
a new packet arrives at queue . Then the new packet is
rejected if , accepted and a packet of queue
is dropped otherwise. Let , and a new
packet arrives at queue . Then the new packet is rejected
if , accepted and a packet of queue is
dropped otherwise. An illustrative example follows.
Example IV.1: We illustrate SOP using the configurations in
Fig. 1. Let . In Fig. 1(a) , SOP schedules
either the pair or the pair choosing
between them arbitrarily. Any incoming packet is rejected. In
Fig. 1(b) , only one queue can be scheduled.
SOP schedules either or choosing between them
arbitrarily since both have the same length (four packets). At
either input, an incoming packet for output 1 is accepted by
pushing out a packet waiting for output 2 at the same input, and
an incoming packet for output 2 is rejected. In Fig. 1(c)
, SOP schedules the pair , . Any incoming
packet is rejected. Now let . The scheduling remains the
same as before in each case. The memory management decision
is to accept any incoming packet in all three cases.
The following theorem outlines the optimality of SOP.
Theorem 1: SOP minimizes the average packet loss in
switches with equal arrival rates for all streams ( for all
, ).
We prove Theorem 1 in Appendix A.
B. Resource Allocation for Asymmetric Traffic
In this subsection, we will consider the general case with un-
equal arrival rates for different arrival streams, i.e., we no longer
assume that . First, we identify certain properties of the
optimal scheduling and memory management strategy, and sub-
sequently present a heuristic using these properties.
Theorem 2: For any input queued switch, the optimal
scheduling schedules a pair of queues whenever possible, and
the optimal memory management decision is to accept an in-
coming packet without any push-out as long as the input buffer
has space.
We prove Theorem 2 in Appendix B.
These properties specify the strategy in certain cases. For in-
stance, in Fig. 1(c), the optimal scheduling is to serve the pair
, . Also, if then the optimal memory manage-
ment strategy accepts all incoming packets for all three config-
urations in Fig. 1. However, these properties do not completely
specify the optimal strategy. For example, it is not known how to
choose between pairs of queues when either pair can be sched-
uled (e.g., Fig. 1(a)), or how to choose a queue when the system
state is such that only one queue can be scheduled, i.e., when
(e.g., Fig. 1(b)). The
packet acceptance/rejection/push-out decision when the input
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buffer is full is also not known in the asymmetric case (e.g., all
three cases in Fig. 1 with ).
We propose SOP (Section IV-A) as a heuristic here. We
justify the choice as follows. SOP satisfies the properties
obtained for the optimal strategy in this general case. Besides,
the scheduling and the memory management decisions of SOP
strive to balance the traffic across different queues which allow
the scheduling to transfer a larger number of packets and thus
reduce the buffer occupancy and the packet loss. Numerical
computations presented in Section IV-C will demonstrate that
SOP attains near-minimum packet loss.
We have obtained some other properties of the optimal
strategy under the additional assumption that ,
. We still allow for any , i.e., unequal
arrival rates at different inputs.
Theorem 3: If , then the optimal strategy
has the same memory management policy as SOP. The optimal
scheduling is the same as the SOP scheduling except for the case
when or .
We prove Theorem 3 in Appendix B. Thus, the additional as-
sumption of , fully specifies the optimal
memory management scheme. The scheduling policy is also
specified except that it is not known how to choose between
queues when both the queues intended for one output terminal
are empty, i.e., when or (e.g.,
Fig. 1(b)).
C. Performance Evaluation Using Numeric Computation
We compare the performances of SOP, the optimal policy, and
MM. We describe the MM policy below. First we compare the
average packet losses of SOP and the optimal strategy, under un-
equal arrival rates. We compute the average packet losses using
the MDP based techniques described in Section III. We have ob-
served that SOP attains near-minimum average packet loss. We
present numerical results for two different traffic patterns.
When all arrival rates are equal, there is no difference between
the arrival rates of queues in the pairs which can be scheduled
together, and as discussed before, these differences are impor-
tant metrics. Thus, in nonuniform traffic model, we study the
cases when the differences between arrival rates of queues in
these pairs are nonzero. First, we consider the case where the
arrival rates are unequal for one pair, and equal for the queues
in the other pair. Specifically, , , and
. We denote this pattern as “NU1.” We com-
pare the performances of SOP with the optimal for different
values of the departure rates (Fig. 3), and for each we
choose the arrival rates such that the above ratios are satisfied
and ( ensure this). Fig. 3
shows that the performances of the two are almost identical
in most cases with the difference between the loss probabili-
ties less than 2% for all (the curves cannot be distinguished).
Next, we consider the case where the arrival rates are unequal
for both pairs, while the total arrival rates are equal for both in-
puts, i.e, (this did not hold in the previous
case). Here, , , and . We de-
note this pattern as “NU2.” Again, we vary and for each
Fig. 3. The figures compare the performances of SOP and MM with the
optimal strategy (OPT) for different departure rates () in a 2  2 switch
with B = 50 and the following arrival rate patterns:  = 3:5 =
3:5 = 7 ,  = . (a) Absolute values of the packet loss
probabilities (l ; l ; l ). The SOP and the OPT curves cannot be
distinguished, while the MM curve is above both. (b) Percentage relative
difference between the loss probabilities for the SOP and optimal (curve SOP)
(100  (l =l   1)), and that between MM and SOP (curve MM)
(100  (l =l   1)). The SOP curve is close to zero, and hence hardly
visible.
we choose the arrival rates such that the above ratios are satis-
fied and ( ensure this).
Fig. 4 shows that the performance of SOP is near optimal all
through—again, the curves cannot be distinguished. The trends
remain similar for other patterns of arrival rates which we do
not exhibit on account of space constraints.
We believe that the minor difference in the packet losses of
SOP and the optimal strategy is principally due to the subopti-
mality of the packet acceptance/rejection/push-out decision of
SOP in the general case. Consider traffic pattern NU1 as an ex-
ample. Let be the current state. Since the stream has
significantly higher arrival rate as compared to other streams,
the optimal strategy should push out the packets of the
stream less frequently than that of the stream when input
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Fig. 4. The figures compare the performances of SOP and MM with the
optimal strategy (OPT) for different departure rates () in a 2  2 switch with
B = 50 and the following arrival rate patterns:  =  = 4 = 4 ,
 = . (a) Absolute values of the packet loss probabilities
(l ; l ; l ). The SOP and the OPT curves are very close to each
other and cannot be distinguished, while the MM curve is above both. (b)
Percentage relative difference between the loss probabilities for the SOP and
the optimal (curve SOP) (100  (l =l   1)), and that between MM
and SOP (curve MM) (100  (l =l   1)). The SOP curve is close to
zero, and hence hardly visible.
buffer 1 is full, i.e., packets should be pushed out only if
is much smaller than . This is because the
stream will receive more packets than the stream in the
future. However, SOP pushes out the packets whenever a
packet finds input buffer 1 full and ,
even if the difference between the two sides is small. But again,
a state where is rarely reached since
the stream has significantly higher arrival rate as com-
pared to other streams. Thus, there is only slight suboptimality.
Also, depending on the arrival rates, unlike SOP, the optimal
strategy may not schedule the longest queue whenever only a
single queue can be scheduled. Once again, the suboptimality is
minimal.
Fig. 5. The figure plots the packet loss probabilities of MM and SOP for
different departure rates (), and equal arrival rates  = ; 8 i; j in a
2  2 switch with B = 50. Note that SOP is optimal in this case (Theorem 1).
Now we consider the MM policy which schedules packets as
per a maximum weighted matching. This policy has been pro-
posed for the infinite buffer case and attains the maximum pos-
sible throughput there [2]. Memory management is not an issue
under infinite buffer assumption, and as such MM does not ad-
dress it. We consider the obvious extension, whereby MM al-
ways accepts a packet whenever there is space in the buffer and
always rejects a packet if the input buffer is full. Push-out is not
used. MM’s average packet loss can be computed using MDP
based techniques (Section III). Numerical computation shows
that MM has considerably higher packet loss than SOP for un-
equal arrival rates. For traffic patterns NU1 and NU2 (Figs. 3
and 4, respectively), SOP decreases the packet loss by more
than 25% in certain cases. Note that the difference brought about
by intelligent resource allocation is pronounced for medium de-
parture rates. For large departure rates, all policies attain low
packet loss and for small departure rates all policies suffer from
heavy packet loss. Thus, MM and SOP perform similarly in
these two extremes, while SOP substantially outperforms MM
in the middle. We observed similar trends for other unequal ar-
rival rate patterns as well. When arrival rates are equal, MM
is consistently inferior to SOP for all departure rates (Fig. 5).
However, the difference in performance is small in this case,
and thus, the curves look identical in the figure.
The relative performance of MM with respect to SOP is much
worse for nonuniform traffic (Figs. 3 and 4) than for uniform
traffic (Fig. 5). This happens as the queues tend to be heavily
unbalanced when arrival rates are unequal, while the discrep-
ancy is less for equal arrival rates. This load mismatch worsens
the performance for MM. Thus, MM experiences much heavier
packet loss for nonuniform traffic than for uniform traffic. The
memory management in SOP restores a balance in the queue
lengths by replacing packets of more heavily loaded queues with
those of the lightly loaded queues whenever possible, and this
retains the performance for nonuniform traffic at the same level
as for the uniform traffic case. As an example, at service rate
, the sum of the arrival rates is ,
MM has 39.1% and 51.5% packet loss for equal arrival rates
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and the arrival pattern NU1, respectively, while the numbers are
38.95% and 39.87% for SOP. This indicates that SOP is robust
to different traffic patterns (note that neither SOP nor MM uses
statistics information in the decision process).
Finally, we discuss the implications of the suboptimality of
MM. The main reason for suboptimality of MM is that it does
not use any intelligent memory management scheme which is
important for performance optimization when buffers are finite.
The optimal scheduling is to schedule a matching of maximum
size or a “maximum matching” for both symmetric and asym-
metric traffic, which is different from the maximum weighted
matching MM uses. We explain MM scheduling to illustrate
this. The matchings for a switch are the single queues
, , , , and the pairs ,
. The weight of a matching is the sum of the queue
lengths of the queues in the matching. MM schedules the queues
which constitute the matching with the maximum weight. Let
the current state be . Suppose ,
and , (e.g., ). MM schedules
only the queue , while the optimum scheduling schedules
the pair , . Thus, the optimum scheduling transfers a
larger number of packets than MM. This reduces the buffer oc-
cupancy and hence the packet loss for the optimal strategy. MM
attains optimum throughput in the infinite buffer case in spite of
transferring fewer number of packets because the infinite buffer
assumption offers more latitude than the finite buffer case as dis-
cussed before. Interestingly, an example provided by Mckeown
et al. shows that for infinite buffers maximum matching sched-
uling attains less throughput than maximum weighted matching
scheduling which attains maximum throughput [2]. Apparently,
it is somewhat counterintuitive that the result will be opposite
in the finite buffer case, particularly since infinite buffer as-
sumption is the limiting case of finite buffers. This apparent
contradiction can be explained by two observations. a) The ex-
ample was provided for switches while the optimal sched-
uling properties presented so far are for switches. b)
The example showed that the choice of a specific maximum
matching is suboptimal for unequal arrival rates and does not
show that every maximum matching based scheduling is sub-
optimal. There can be several maximum matchings. The analyt-
ical results obtained here show that the optimal scheduling is to
choose “some” maximum matching or rather to choose a pair
of queues whenever possible. The choice between the pairs can
be arbitrary for symmetric traffic, but the choice may matter for
asymmetric traffic.
We compared the performance of SOP with some other
scheduling strategies, e.g., choosing the maximum weighted
matching of maximum size, etc. The performance differ-
ences are similar to that with MM, which indicates that the
performance advantage of SOP is primarily due to the load
balancing attained by the memory management. Refer to [12]
for performance comparisons for heavy tailed and bursty arrival
processes.
V. RESOURCE ALLOCATION FOR SWITCHES FOR
ARBITRARY
We consider the scheduling and memory management prob-
lems in switches with inputs and outputs for arbitrary
. The objective is to minimize the packet loss. The optimal
strategy can be computed using MDP (Section III). However,
no closed-form solution is known for this case. Since compu-
tations using MDP are complex, we propose a computationally
simple heuristic in this case and show using numerical compu-
tation that this heuristic attains low packet loss. This heuristic
has been motivated by a lower bound on the MDP cost function
presented in Lemma 1.
The objective of the scheduling policy is to transfer as many
packets as possible so as to minimize the packet loss, and
memory management decides which packets to accept, reject,
and push-out so as to allow the transfer of several packets in
every scheduling. Consider the example shown in Fig. 2. All
three packets can be transferred at the same time since they are
waiting at different inputs and intended for different outputs.
However, if all three were waiting at the same input, only
one could be transferred. Thus, similar to the special case for
switches, we need to balance the load across appropriate
queues. The SOP memory management attains this in
switches by accepting/rejecting/pushing-out packets so as to re-
duce the difference between queue lengths of the queues which
can be scheduled together ( and ).
For , more than two queues can be scheduled together,
e.g., , , can be scheduled together in the
switch showed in Fig. 2. Thus, the notion of reducing these
differences cannot be extended directly for .
We consider a new measure of congestion, the maximum of
the total number of packets waiting at an input and waiting for
an output. We denote this measure as , where
and is the current state. Note that in Fig. 2,
if all three packets were waiting at the same input,
or waiting for the same output in Fig. 2. Three packets can be
transferred to the outputs simultaneously in the first case, while
only one packet can be transferred in the latter cases. Thus, in-
tuitively a larger number of packets can be transferred when
is smaller. We propose a strategy which minimizes this
congestion measure. First, we justify why is a measure
of goodness for a state .
1) If the current state is , every packet has duration units
and there is no future arrival, then the minimum time taken
to transfer all waiting packets is [13], [14].
2) We have shown in Section III that the optimal policy min-
imizes a parametrized function referred to as
the “discounted loss rate function” for each state and
all values of the parameter that are sufficiently close to
. We show here that under heavy traffic this function is
lower-bounded by for each state and each
that is sufficiently close to .
Lemma 1: For all
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and all states , if the total arrival rate
at (intended for) each input (output) is greater than the service
rate, i.e.,
We prove Lemma 1 in Appendix C. Lemma 1 indicates that
low packet loss can be obtained by choosing the next state so as
to minimize this measure of congestion.
We present the heuristic now. The scheduling is to schedule
the matching of largest size that minimizes of the next
state . Note that there can be several maximum matchings
or matchings of the largest size. We choose a specific max-
imum matching that minimizes the congestion measure of the
next state. Under such a matching, the congestion measure re-
duces by one whenever the currently scheduled packets com-
plete transmission. Fast algorithms can be found for computing
such matchings using the theory of edge coloring of bipartite
graphs [15]. The memory management policy accepts packets
without pushing out any existing packet as long as the input
buffer has space (in fact, this is the optimal decision as shown
in Appendix C). We consider the acceptance decision when an
incoming packet finds the input buffer full. Let the current state
be . Suppose the packet is for input and output . We con-
sider the total number of packets waiting for each output across
all inputs. Let this number be the maximum for output among
those outputs for which at least one packet waits at input , i.e.,
The incoming packet is rejected if
and accepted while pushing out a packet waiting for output at
input otherwise. In other words, the acceptance policy reduces
the load for a more heavily loaded output at the expense of that
for a lightly loaded output. Overall, the policy minimizes the
congestion at both inputs and outputs, and thus, we denote it
as a policy which balances congestion at terminals (BCT). We
present an example to illustrate this policy.
Example V.1: Consider a switch. Let the current state
be with , . All other queues are
empty. At most two packets can be transferred, and the match-
ings that transfer two packets are , ,
. The next states have congestion measures , re-
spectively, for these choices. Thus, either the first or the second
matching can be selected. Suppose . New arrivals at in-
puts 2 and 3 are accepted without any push-out. Consider a new
arrival at input 1 which is full. If the packet is for output 1 or
2, it is rejected. However, a new arrival for output 3 is accepted
while pushing out a packet for output , since
Fig. 6. The figure plots the packet loss probabilities of the optimum strategy
(OPT), BCT, and MM for different departure rates (), and equal arrival rates
 = ; 8 i; j in a 3  3 switch with B = 5. The packet losses are almost
identical for BCT and the optimum, while MM has a slightly higher packet loss
than BCT.
BCT applies for switches as well, and takes the same
decisions as SOP there [12]. Weller et al. [14] proposed a sim-
ilar scheduling strategy, and analyzed its throughput in the pres-
ence of infinite buffers and pseudodeterministic traffic arrival
(an “ ” traffic model) [14]. Iyer et al. [16] showed a sim-
ilar scheduling strategy to be throughput optimal in
switches. However, memory constraints were not considered in
these, and as such the memory management component has not
been proposed.
BCT’s average packet loss can be computed using MDP
based techniques (Section III). We present the numerical per-
formance evaluations for a switch. We first compare
the average packet losses of BCT and the optimal strategy.
However, computation of the packet loss experienced by the
optimal using MDP involves several iterations, each involving
operations for buffer size . We could thus compare
the performances for only small values of . First
consider the case of uniform traffic , , ,
for scaling purposes. Fig. 6 shows the performance curves.
Now consider a nonuniform traffic pattern where the arrival rate
in one queue is significantly higher than others. Specifically,
, for and
(the last relation scales the sum of the arrival and departure
rates to ). Figs. 6 and 7 show that in both cases the packet loss
of BCT is close to that of the optimum for all departure rates.
MM performs inferior to BCT in both cases (the discrepancy is
substantially higher for nonuniform traffic case). Investigations
for other nonuniform traffic patterns indicate similar trends.
Buffer size of only five units may be small for drawing re-
liable conclusions. Thus, we compare the performance of both
BCT and MM via simulation for larger , . Note that
MDP based computations need to consider about operations
in each iteration, and are thus computationally infeasible. Thus,
we do not know the optimal packet loss rates. Nevertheless,
the simulation results demonstrate the improvement obtained by
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Fig. 7. The figure compares the performances of the optimum strategy (OPT),
BCT, and MM for different departure rates () in a 3  3 switch with B = 5
and the following arrival rate patterns:  = 9,  = , (i; j) 6= (1; 1),
 = . The packet losses are almost identical for BCT and the optimum,
while MM has substantially higher packet loss than BCT.
Fig. 8. The figure plots the packet loss probabilities of BCT and MM for
different departure rates (), and equal arrival rates  = ; 8 i; j in a
3  3 switch with B = 50. MM has a slightly higher packet loss than BCT.
BCT over MM. In the uniform traffic case, MM is slightly in-
ferior to BCT (Fig. 8), while in the nonuniform traffic case the
difference is substantial (Fig. 9). BCT decreases the packet loss
rate by more than 40% over MM (Fig. 9(b)) in certain cases!
Once again, we observe similar differences in performances be-
tween BCT and MM for other nonuniform traffic patterns we
considered. For instance, Fig. 10 shows the performance differ-
ence for bursty Poisson arrivals, with the bursts having a Pareto
distribution ( , , ). The ab-
solute values of the packet losses can be found in [12]. Like in
the case, the load balancing brought about by the memory
management of BCT safeguards against the detrimental effect of
the difference in arrival rates, while MM has no such protection,
and this explains the difference in performance for nonuniform
traffic patterns. We conclude that BCT is more robust than MM.
Fig. 9. The figures compare the performances of BCT and MM for different
departure rates () in a 3  3 switch with B = 50 and the following arrival
rate patterns:  = 9,  = , (i; j) 6= (1;1),  = . (a) Absolute
values of the packet loss probabilities (l , l ). (b) Relative increase of the
packet loss probability of MM with respect to BCT (100 l =l   1).
VI. DISCUSSION AND FUTURE RESEARCH ISSUES
We mention potential approaches for addressing several im-
plementation-related challenges of the proposed algorithms, in
context of the switching and wireless applications. We hope that
this paper will entice further research required to “nail down
these issues.”
Real-time traffic demands delay guarantees, and thus, loss
minimization may not be enough. Packet deadline satisfaction
can be facilitated in the proposed design if the oldest packet is
discarded (or replaced by a new packet) from a stream during
push-out (note that the push-out strategy decides the queue
for push-out and any packet can be discarded from the chosen
queue). Another approach is to deviate from the loss optimal
scheduling and serve a packet if its deadline is about to expire.
Computing the desired matching for every scheduling de-
cision may become computationally intensive, particularly
for high-speed operations. Further research is required for
designing a computationally simple scheduling that attains low
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Fig. 10. The figure compares the performances of BCT and MM for different
departure rates () in a 3  3 switch for heavy tailed arrival distribution with
B = 500. Each arrival brings a Pareto distributed burst of packets, mean burst
size 3,  = 1:24. Arrival epochs are Poisson with rates:  = 9,  = ,
(i; j) 6= (1;1),  = . The figure plots the relative increase of the packet
loss probability of MM with respect to BCT (100  l =l   1).
packet loss. A possible direction is to use approaches similar to
those of Mekkittikul et al. [17] and Tassiulas [9] who simplified
the throughput optimal scheduling strategies for switches with
infinite buffers.
The proposed memory management uses packet push-out
which may become difficult to implement, particularly for
optical switches. An interesting topic for future research is
to design a memory management strategy that minimizes
packet loss under the constraint that existing packets cannot be
discarded. Like the optimal strategy for a similar objective in
shared memory switches [6], the optimal strategy in this case
is likely to accept packets selectively even if the input buffer
has space. We believe that a threshold-based packet acceptance
policy will be required.
Our objective has been to minimize packet loss. We do not
address fairness issues in this paper. For example, in Fig. 4 the
proposed strategy may starve the queue if the queue has
no packet, and queues , are heavily loaded. The fairness
properties can be improved by forcing the scheduler to serve
a queue if it has not received service for certain time, even at
the cost of optimality. The time interval can be tuned to attain
the desired tradeoff between fairness and optimality. Another
possibility is to proceed in the direction of [18].
The scheduling strategy needs shared scheduling states in an
input queued switch, and similarly a centralized coordination
for application in wireless networks. Further research is needed
to develop distributed scheduling strategies.
APPENDIX A
PROOF OF OPTIMALITY OF SOP FOR SWITCHES
WITH EQUAL ARRIVAL RATES
We outline the proof of Theorem 1 here. We deduce cer-
tain properties of the optimal discounted loss rate function
for all and using iteration (12) (Lemmas
2–6). The optimal strategy follows from these properties and
(8)–(11). We state Lemmas 2 to 6 next, and prove them in
Appendix D.
Let be a vector with a in the th component and ’s in all
other components, i.e., .
Lemma 2: For each
Lemma 3:
if (13)
if (14)
if (15)
if (16)
Lemmas 2 and 3 hold even when the input buffers have un-
equal sizes (i.e., ) and the arrival rates are unequal. We
introduce new notations: (queue length in
input buffer 1) and (queue length in input
buffer 2).
Lemma 4: Let , , and .
Consider any two states and with equal input buffer occu-
pancies, i.e., and .
1) if .
2) if , and
.
3) if
a) , , and
, , or
b) , , and
, .
Lemma 5: Let , , and .
Then,
Lemma 6: Let , and . Consider two
states and such that either
1) , , and
, or
2) , , and
,
Then, .
Proof of Theorem 1: Note that specified by (8) and
(9) is the policy that minimizes the discounted loss rate (“op-
timal discounted policy”). We will show that SOP is for
any discount factor . Hence, from relations (10) and (11),
SOP minimizes the average loss.
From (1), (9), and Lemma 2, the optimal discounted memory
management policy drops packets or rejects new arrivals only
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when the corresponding input buffer is full, and no more than
one packet is dropped/rejected.
From (8) and Lemmas 2 and 3, the optimal discounted policy
schedules a pair of queues whenever possible.
From (8) and part 1) of Lemma 4, if all the queues have
packets, then either pair can be scheduled, i.e., the optimal dis-
counted scheduling does not distinguish between pairs.
Parts 2) and 3) of Lemma 4, and (9) show that the optimal dis-
counted packet replacement policy is the same as SOP’s packet
replacement policy when an incoming packet finds the input
buffer full.
From (8), and part 2) of Lemma 4, the optimal policy is to
schedule any one nonempty queue if two queues at one input
are zero and the two queues at the other input have equal length.
From (8) and Lemma 5, the optimal policy is to schedule any
one nonempty queue if the two queues for one output are zero
and the two queues for the other output have equal length. From
(8), and part 3) of Lemma 4, and Lemma 6, the optimal dis-
counted scheduling schedules the longer queue, if the system
can only schedule one queue and the nonempty queues have un-
equal lengths.
APPENDIX B
PROOF OF THEOREMS 2 AND 3
Proof of Theorem 2: We will show that for all ,
specified by (8) and (9) satisfies the properties men-
tioned in this theorem. The results follow from (10) and (11).
Lemmas 2 and 3 hold for any switch and arbitrary
arrival rates . The same properties are shown for the op-
timal strategy in the symmetric traffic case (Theorem 1) using
Lemmas 2 and 3.
Lemma 4 holds when . The additional
properties in Theorem 3 follow from this lemma. The argument
is similar to the proof in Theorem 1.
APPENDIX C
PROOF OF PROPERTIES OF THE OPTIMAL
STRATEGY FOR AN SWITCH
Lemma 2 holds for an switch as well. Thus, the
optimal memory management policy accepts packets without
pushing out any existing packet as long as the input buffer has
space.
We prove Lemma 1 now. We first introduce some notations.
Let be the maximum number of packets waiting at
any input, i.e.,
Similarly, is the maximum number of packets
waiting for any output, i.e.,
Clearly
We will use induction and iteration (12). The method is as
follows for all
We choose a that satisfies the lemma, e.g.,
. Now we assume that satisfies Lemma 1 and
show that satisfies Lemma 1. From (12),
satisfies Lemma 1 as well. Thus, by induction, satisfies
Lemma 1 for all . Since
satisfies Lemma 1 for all
For simplicity, we will refer to as .
Proof of Lemma 1: Let
We show that for all and all
states . It can be similarly shown that for
all
and all states . We omit this part for brevity. The lemma follows
since
and
We assume that for all and all
states , and show the property for . For every state in
This happens because the scheduling can remove at most one
packet from any input. Let the input be the most congested, i.e.,
it has the maximum number of packets waiting for transmission
. We now show that for every state
in , .
(17)
(18)
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Inequality (17) follows since
and , for all and . The latter holds since
and .
For any state in ,
This can be shown similar to (18). The right-hand side of (17)
should be replaced by . This inequality holds in this
case as and , for all and
, barring possibly for and one value of . In this case,
by induction hypothesis
since
since and
APPENDIX D
PROOF OF LEMMAS 2–6
We prove Lemmas 2–6 in this appendix. These lemmas
have been used for proving Theorems 1–3. As in the proof
for Lemma 1, we will use induction and iteration (12). Note
that satisfies properties in Lemmas 2–6. Now
we assume that satisfies these properties and show
that and hence satisfy these properties. It
follows by induction that satisfies these properties for
all . Since
satisfies these properties for all .
For simplicity, we will refer to as . We will use
one index to represent the components, e.g, will
represent , and state . Let
Let set integer
feasible .
From (7) and the definitions of and , we obtain
the following relations:
(19)
(20)
(21)
Let .
Proof of Lemma 2: Refer to technical report [12].
From Lemma 2, (20), and (21) and since , the following
hold:
(22)
(23)
if (24)
if (25)
The functions for can be constructed similarly.
Proof of Lemma 3: Let . We will
prove only the first inequality, i.e.,
if
The rest will follow similarly. We assume that this inequality
holds for for all and then show that this inequality holds
for for all .
Consider such that . From (22)
Now
If , then by hypothesis
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If , then the preceding inequality holds from
Lemma 2. Thus,
from Lemma 2
Thus,
(26)
We first show that for .
We consider two cases separately: a) and b)
. In the first case, the inequalities hold from
(23) and hypothesis (note that (23) is stated only for function,
but similar relations exist for functions, ). Consider case
b) now.
from (24)
from hypothesis and Lemma 2
from (24) and since
(27)
since (28)
if by hypothesis
if from (24) (29)
if
if
from (28) and Lemma 2
for
from (27), (29), and (30) (30)
Now we will show that
for
We consider two cases separately: a) and b)
. In the first case, the inequality holds from (23)
and hypothesis. Consider case b) now.
from (23) (31)
from Lemma 2
from Lemma 2 (32)
if
from Lemma 2
if
from hypothesis (33)
if from (31)–(33) and since
if from (24) (34)
from (31), (32), and since
if from (24) (35)
From (34) and (35), for . The
proof for is similar and omitted for brevity [12]. Thus,
(36)
The result follows from (26) and (36).
From Lemmas 2, 3, and (22), the following hold:
if (37)
if (38)
if (39)
if (40)
Let . Note that ,
, , , Consider
two feasible states: and such that .
Then
Thus, for any , if , then .
Proof of Lemma 4: We have shown in technical report
[12] that . We refer to this
property as part 0). We show parts 1)–3) using part 0). We will
assume all these properties for the function and prove these
for the function . We assume that a) and
b) and .
Proof of Part 1): We consider two states
and
such that and . By part 1)
of hypothesis
We first show that if either
or
then , and hence the result holds trivially. Consider the
case that
The result holds similarly if
One of the following cases must happen: a) ,
b) , c) , and d) .
For a), . Thus, . Also,
. Thus, . Finally, .
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Thus, . Thus, . The result follows similarly for b).
Consider c). Note that and . Thus,
. Thus, and . Hence, . The
result follows similarly for d).
Thus, we assume that
and
Let , , ,
and . Now,
From part 1) of hypothesis
(41)
(All of the states need not be feasible. The
equality applies only to the feasible states.)
Since
and from (37)-(39), we get (42) and (43) at the bottom of the
page.
From (41)–(43)
(44)
Next, we will show that . We present the
arguments for here, and the rest of the cases will follow
similarly. We consider two cases separately: a) and
b) .
In case a), . From (23), and
. Note that and
, . From part 1) of hypothesis,
. Thus, .
Now consider case b), i.e., . Thus, .
We consider four subcases: i) , ii) , ,
iii) , , and iv) , .
In subcase i), from (25), and
. From part 1) of hypothesis, .
In subcase ii), . From (25)
We will show that , and thus
. Hence, from part 1) of hypothesis, .
Now we show that
(recall that and thus ). Thus,
From part 3) of hypothesis, .
The argument is similar for subcase iii). Consider subcase iv)
Now
From part 1) of hypothesis, and
. Thus, . Thus,
(45)
From (44) and (45), . Part 1) follows.
Proof of Part 2): We consider two states and such that
, , and . Let
. From part 0)
(46)
Note that , , , and
. Thus, and .
From part 1)
(47)
From (46) and (47), . Part 2) follows.
Proof of Part 3): We consider two states and such
that . If , then
and . But, if , then
and , . We assume
that , and show that . We show the
result for the case when , ,
and , . The result follows similarly in
the other case. If , then the result follows from part 1). So
let .
and is feasible if
and is feasible if
and , are feasible otherwise.
(42)
and is feasible if
and is feasible if
and , are feasible otherwise.
(43)
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We first show that . We consider four subcases
separately:
a) and
b) and
c) and
and
d) and
First consider subcase (a). Let ,
, ,
and . Now,
and
Thus,
Also,
From part 3) of hypothesis
(48)
(All states need not be feasible. The inequality
applies only to the feasible states.) From (37)-(39) and since
we get (49) and (50) at the bottom of the page.
It follows from (48)–(50) that .
We will use the following results for the other three subcases:
(51)
(52)
(53)
We prove these as follows. First, let . Since
, . Thus, . Thus,
, . Thus, , . Thus, ,
for all . Thus, which contradicts the as-
sumption that . Next, assume that . Now,
implies that . Thus,
since , . Thus, ,
which contradicts the assumption that (note
that since ). Finally, let .
Since , . Thus, . Thus,
, . Thus, , . Thus, ,
for all . Thus, which contradicts the as-
sumption that .
Using contradiction, we now show that subcase b) does not
occur. Let subcase b) occur. Since
and (51), (52) hold, one of the following two cases must happen:
i) , ii) . In the first case, .
Thus, . Thus, . Thus,
which contradicts the assumption. Now let . Thus,
. Thus, . Thus,
which contradicts the assumption. Thus, subcase b) does not
occur.
Now consider subcase c). Since
and (53) holds, one of the following three cases must happen: i)
, ii) , and iii) . Arguing as
for subcase b), the first two cases imply that
and thus these cases are ruled out. Thus, , and
furthermore and . Otherwise, for some
and thus for some . Thus, either or
which means
and this contradicts the assumption for this subcase.
Let , .
Since from (37)–(39), we
get (54) at the bottom of the page.
Let . Thus,
Thus,
Also,
and is feasible if
and is feasible if
and , are feasible otherwise
(49)
and is feasible if
and is feasible if
and , are feasible otherwise.
(50)
and is feasible if
and is feasible if
and , are feasible otherwise.
(54)
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Thus,
Also,
Since , from part 3) of hypothesis
(55)
Both states need not be feasible. The inequality applies
only to the feasible states. From (22)
from Lemma 2 (56)
From (54)–(56) it follows that .
Now consider subcase d). From (51), (52) and since
one of the following two cases must happen: i) ,
and ii) . We argue the result only for case i). The
result can be argued similarly for case ii). Here, .
Thus, . Thus, . Thus, ,
, , and . Thus, ,
, , . The states , ,
are feasible since . However, state
need not be feasible. From (22), and since
(57)
and we get (58) at the bottom of the page. Here
and
and
and
Thus,
since
Also,
since
From part 3) of hypothesis and since
(59)
(The inequality applies to state only if it is feasible.)
From (57)–(59), it follows that . Thus, for the
valid subcases a), c), and d)
(60)
Now, we will show that . We present the
arguments for here, and the rest of the cases will follow
similarly.
First consider . We consider two cases separately: i)
and ii) .
Under i), . Thus, from (23)
and
and
and
Thus,
since
Also,
Thus, from part 3) of hypothesis
Thus,
Now consider ii), i.e., . Thus, . From
(24) and (25)
(61)
and we get (62) at the bottom of the following page. Now
and
Thus,
if
and is feasible if . (58)
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and . Also, , .
From part 3) of hypothesis
if (63)
(64)
From (61)–(64), .
Now, we will show that . We consider two
cases separately: i) and ii) .
Under i), . Thus, from (23)
and
First let . Now
and
and
Thus,
since
Thus, from part 3) of hypothesis
Thus,
Now let . Thus,
and
and
Thus,
and
Also,
Thus, from part 2) of hypothesis
We will show that . Now
(65)
(66)
since
and (67)
(68)
From (65)–(68), part 3) of hypothesis, and since ,
. Thus,
since
since
Now consider case ii), i.e., . From (24) and (25)
(69)
Since , . If , then
and . Then, as . But
, as . Thus, . Thus, is
feasible. From (24)
(70)
Now
and
Thus,
and . Also, , .
From part 3) of hypothesis and since
(71)
From (69)–(71)
Thus,
(72)
From (60) and (72), . Part 3) follows.
From part 1) of Lemma 4, if all the queues have packets, then
either pair can be scheduled, i.e.,
if
if . (73)
Proof of Lemma 5: Refer to technical report [12].
if
and is feasible if . (62)
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Proof of Lemma 6: We assume that and ,
. Let and satisfy the
following properties: , ,
and , , . We assume
that , and show that . This proves
the lemma when part 1) holds. The proof for the case when part
2) holds is similar, and omitted for brevity.
First, we will prove the following properties of states and :
(74)
(75)
If then (76)
If then (77)
inequality (74) follows since .
We now prove (75)
(78)
Since ,
(79)
(80)
From (78)–(80)
(81)
(82)
Thus, (75) follows. Now we show (76). Let .
From (82), . Since ,
. Thus, .
Now we show (77). Let . From (81),
. Since , . Thus,
.
Now, we will show that . Consider two separate
cases:
i) and
ii) .
Consider case i). Let
From (74), either or . From (76) and
(77). In both cases
This is not possible in case i). Thus,
Since
and
from (73), we have (83) and (84) at the bottom of the page. Now,
Also, ,
Thus, and satisfy the conditions of part 1) of the lemma for
any
and
By hypothesis
(85)
All of the states , , ,
need not be feasible. The inequality applies only to the feasible
states. From (83)–(85)
Now let (case ii)). Let
and
From (22)
(86)
and is feasible if
and is feasible otherwise (83)
and is feasible if
and is feasible otherwise. (84)
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(87)
We now show the following:
if (88)
if (89)
From Lemma 2
(90)
Since , for some . Thus,
either , or . Thus,
from (86)–(90)
First we show (88). Let . Thus, or . Let
. Then, , since
. Thus,
(91)
Let . Now
and
and
Thus, from (75)
and
and
Thus,
Thus,
from part 1) of Lemma 4
from Lemma 2 (92)
Now, (88) follows from (92).
Now, let . From (74), . From (76), if
, then . Since and , it follows that
. Thus, . From (82) and
since , . Thus, the state is feasible
( by assumption). Now
and
Thus,
from (75)
Also,
Thus,
Thus,
from part 1) of Lemma 4
from Lemma 2 and (91) (93)
Now (88) follows from (93).
Let . Thus, . Thus, .
We will show that . Let . From (81), ,
which is not possible. Thus, . Thus, is feasible.
Now
and
and
Thus, from (75)
Also,
and
and
Thus,
and
Also, since
Thus, and satisfy the conditions of part 1). Thus,
from hypothesis
from Lemma 2 (94)
Now (88) follows from (94).
Thus, (88) holds in all these cases. The proof for (89) is sim-
ilar and omitted for brevity [12]. Thus,
(95)
Now we show that . First consider . Let
. Thus, from (23)
and (96)
Now,
and
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From (75)
Now
and
Thus,
since
Thus, and satisfy conditions of part 1). Now,
from hypothesis,
Thus, from (96)
Now let . Thus, . Thus,
from (23) (97)
if
from (24) (98)
if from (25) (99)
from Lemma 2
from hypothesis (100)
From (97), (99), and (100), and since , if
. Let . Let . Thus, is feasible.
Then
From (75)
Now
Thus, and satisfy the conditions of
part 1)
from Lemma 2
from hypothesis (101)
From (97), (98), (100), and (101) and since ,
if , .
Now let , . Thus, . Since
. Thus, . Also, . Then,
. Now, from (75)
From part 3) of Lemma 4
from (98) (102)
From (97), (100), and (102) and since , if
, .
Thus, in all cases. Now, can be
proved similarly.
Next we prove that . Observe that
Thus, from (23)
and (103)
Let . Now
and
and
From (75), , . Now
and
and
Thus,
and
Since
Thus, and satisfy conditions of part 1). From
hypothesis, . Thus, from (103),
.
Now assume that . Thus,
Let . Now, using (75),
, and . Recall
that
and
Thus,
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Now, , . Since
, , and .
Thus, , and . Recall that
and . Thus,
from part 1) of Lemma 4
from Lemma 5
From (103), .
Thus, in all cases. We can similarly prove that
. Thus,
(104)
The lemma follows from (95) and (104).
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